W25Q64FV
/CS
Mode 3
0
1
2
3
4
5
CLK
Mode 0
In structio n
05h or 35h
IO 0
IO 1
IO 2
IO 3
4
5
6
7
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
SR1 or SR2 SR1 or SR2
out
out
Figure 8b. Read Status Register Instruction (QPI Mode)
6.2.10
Write Status Register (01h)
The Write Status Register instruction allows the Status Register to be written. Only non-volatile Status
Register bits SRP0, SEC, TB, BP2, BP1, BP0 (bits 7 thru 2 of Status Register-1) and CMP, LB3, LB2,
LB1, QE, SRP1 (bits 14 thru 8 of Status Register-2) can be written to. All other Status Register bit
locations are read-only and will not be affected by the Write Status Register instruction. LB3-0 are non-
volatile OTP bits, once it is set to 1, it can not be cleared to 0. The Status Register bits are shown in
Figure 4a and 4b, and described in 7.1.
To write non-volatile Status Register bits, a standard Write Enable (06h) instruction must previously have
been executed for the device to accept the Write Status Register instruction (Status Register bit WEL
must equal 1). Once write enabled, the instruction is entered by driving /CS low, sending the instruction
code “01h”, and then writing the status register data byte as illustrated in figure 9.
To write volatile Status Register bits, a Write Enable for Volatile Status Register (50h) instruction must
have been executed prior to the Write Status Register instruction (Status Register bit WEL remains 0).
However, SRP1 and LB3, LB2, LB1 can not be changed from “1” to “0” because of the OTP protection for
these bits. Upon power off or the execution of a “Reset (99h)” instruction , the volatile Status Register bit
values will be lost, and the non-volatile Status Register bit values will be restored.
To complete the Write Status Register instruction, the /CS pin must be driven high after the eighth or
sixteenth bit of data that is clocked in. If this is not done the Write Status Register instruction will not be
executed. If /CS is driven high after the eighth clock (compatible with the 25X series) the CMP, QE and
SRP1 bits will be cleared to 0.
During non-volatile Status Register write operation (06h combined with 01h), after /CS is driven high, the
self-timed Write Status Register cycle will commence for a time duration of t W (See AC Characteristics).
While the Write Status Register cycle is in progress, the Read Status Register instruction may still be
accessed to check the status of the BUSY bit. The BUSY bit is a 1 during the Write Status Register cycle
- 27 -
Publication Release Date:
October 07, 2013
Revision L
相关PDF资料
W25Q80BVSNIG IC SPI FLASH 8MBIT 8SOIC
W25Q80BWSSIG IC FLASH SPI 8MBIT 8SOIC
W25X40BVZPIG IC SPI FLASH 4MBIT 8WSON
W25X64VZEIG IC FLASH 64MBIT 75MHZ 8WSON
W25X80AVDAIZ IC FLASH 16MBIT 100MHZ 8DIP
W29GL032CB7A IC FLASH 32MBIT 70NS 48TFBGA
W29GL064CB7S IC FLASH 64MBIT 70NS 48TSOP
W29GL128CL9T IC FLASH 128MBIT 90NS 56TSOP
相关代理商/技术参数
W25Q64FVSFIG TR 制造商:Winbond Electronics Corp 功能描述: 制造商:Winbond Electronics Corp 功能描述:IC FLASH 64MBIT 104MHZ 16SOIC
W25Q64FVSFIP 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q64FVSSIG 功能描述:IC SPI FLASH 64MBIT 8SOIC RoHS:是 类别:集成电路 (IC) >> 存储器 系列:SpiFlash® 标准包装:2,500 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?(单线) 电源电压:1.8 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-TSSOP,8-MSOP(0.118",3.00mm 宽) 供应商设备封装:8-MSOP 包装:带卷 (TR)
W25Q64FVSSIG TR 制造商:Winbond Electronics Corp 功能描述:SPIFLASH, 64M-BIT, 4KB UNIFORM 制造商:Winbond Electronics Corp 功能描述:IC FLASH 64MBIT 104MHZ 8SOIC 制造商:Winbond 功能描述:SPIFLASH, 64M-BIT, 4KB UNIFORM
W25Q64FVSSIG/TRAY 制造商:Winbond Electronics Corp 功能描述:
W25Q64FVSSIP 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q64FVTCIG 制造商:Winbond Electronics Corp 功能描述:64MBIT SPI
W25Q64FVTCIP 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI